


Instruction Execution Timing

The Parallel Instruction Fetches and Instruction Executions




การทำงานและคำสั่งของ AVR Microcontrollers


โดย
 รศ.ณรงค์ บวบทอง
 ภาควิชาวิศวกรรมไฟฟ้าและคอมพิวเตอร์
 คณะวิศวกรรมศาสตร์
 มหาวิทยาลัยธรรมศาสตร์ ศูนย์รังสิต

ลักษณะการทำงานของ CISC และ RISC processors

CISC processors have limited accumulators, complex instructions, orthogonal addressing modes. Load data into accumulator. Execute instructions with additional data from memory. Store results into memory.



RISC processors have many working registers, simple addressing modes, memory access via load/store instructions. Load data from memory into registers. Execute instructions using registers. Store results into memory.



Addressing Modes

- Register: operand is in the register
- Immediate: operand is in the instruction itself
- Direct: address of operand is in the instruction
- Register Direct: address of operand is in the given register
- Base Displacement: address is the sum of register content and a constant
- Indirect: instruction have address, the contents at the address is the address of the operand
- Register Indirect: register contains address, the contents at the address is the address of the operand

Addressing Modes (ต่อ)

- Addressing modes for code
 - Direct: jump addr
 - Register Direct: jump reg
 - Base Displacement: jump offset
- Addressing modes for data
 - Direct: load reg,addr
 - Base Displacement: load reg,base,offset

AVR Microcontrollers Architecture


5

AVR Microcontrollers Architecture

6

ตัวอย่าง Addressing Modes

Register Direct, Single Register Rd




The operand is contained in register d (Rd).

เช่น
 INC R16
 CLR R22
 EOR R0

ตัวอย่าง Addressing Modes

Register Direct, Two Registers Rd and Rr



Operands are contained in register r (Rr) and d (Rd). The result is stored in register d (Rd).


เช่น
 ADD R16,R17
 CP R22,R5
 MOV R0, R1

AVR Microcontrollers Architecture

7

ตัวอย่าง Addressing Modes

IO Direct



Operand address is contained in 6 bits of the instruction word. n is the destination or source register address.


เช่น
 IN R16,PIND
 OUT PORTC,R16

AVR Microcontrollers Architecture

8

ตัวอย่าง Addressing Modes

Data Direct



A 16-bit Data Address is contained in the 16 LSBs of a two-word instruction. Rd/Rr specify the destination or source register.

STP 0x1000,R16

AVR Microcontrollers Architecture


9

AVR Microcontrollers Architecture

10

ตัวอย่าง Addressing Modes

Data Indirect



Operand address is the contents of the X-, Y-, or the Z-register. In AVR devices without SRAM, Data Indirect Addressing is called Register Indirect Addressing. Register Indirect Addressing is a subset of Data Indirect Addressing since the data space form 0 to 31 is the Register File.


LD R16, Y
ST Z, R16

AVR Microcontrollers Architecture

10

ตัวอย่าง Addressing Modes

Data Direct



A 16-bit Data Address is contained in the 16 LSBs of a two-word instruction. Rd/Rr specify the destination or source register.

STP 0x1000,R16

AVR Microcontrollers Architecture


9

AVR Microcontrollers Architecture

10

ตัวอย่าง Addressing Modes

Data indirect with displacement



Operand address is the result of the Y- or Z-register contents added to the address contained in 6 bits of the instruction word. Rd/Rr specify the destination or source register.


LDD R16, Y+0x10
STD Z+0x20, R16

AVR Microcontrollers Architecture

11

ตัวอย่าง Addressing Modes

Data Indirect with Post-Increment



The X-, Y-, or the Z-register is incremented after the operation. Operand address is the content of the X-, Y-, or the Z-register prior to incrementing.

LD R16, Z+
ST Z+, R16

AVR Microcontrollers Architecture


12

ตัวอย่าง Addressing Modes

Data Indirect with Pre-Decrement

The X-, Y-, or the Z-register is **decremented before the operation**. Operand address is the decremented contents of the X-, Y-, or the Z-register.

LD R16, -Z
ST -Z, R16



Instruction Set

- 130 instructions of ATmega8 are divided into following five groups:
 - Arithmetic and logical instructions เพิ่ม add subtract and or NOT
 - Branch instructions
 - Data transfer instructions
 - Bit and bit-test instructions, and
 - MCU control instructions

Instruction Set

↔: Flag affected by instruction
0: Flag cleared by instruction
1: Flag set by instruction
-: Flag not affected by instruction

- **Status Register (SREG)**
 - SREG: Status Register
 - C: Carry Flag
 - Z: Zero Flag
 - N: Negative Flag
 - V: Two's complement overflow indicator
 - S: $N \oplus V$, For signed tests
 - H: Half Carry Flag
 - T: Transfer bit used by BLD and BST instructions
 - I: Global Interrupt Enable/Disable Flag

Instruction Set (ต่อ)

- **Registers and Operands**
 - Rd: Destination (and source) register in the Register File
 - Rr: Source register in the Register File
 - R: Result after instruction is executed
 - K: Constant data
 - k: Constant address
 - b: Bit in the Register File or I/O Register (3-bit)
 - s: Bit in the Status Register (3-bit)
 - X, Y, Z: Indirect Address Register
 - (X=R27; R26, Y=R29; R28 and Z=R31; R30)
 - A: I/O location address
 - q: Displacement for direct addressing (6-bit)

กลุ่มคำสั่ง

- 130 instructions of ATmega8 are divided into following five groups:
 - Arithmetic and logical instructions
 - Branch instructions
 - Data transfer instructions
 - Bit and bit-test instructions, and
 - MCU control instructions

AVR Microcontrollers Architecture

17

AVR Microcontrollers Architecture

18

ตัวอย่างคำสั่ง : ADD

Math
Add

ADD Rd, Rr – Adds two registers
Rd <- Rr + Rr

ADC Rd, Rr – Add with Carry two registers
Rd <- Rr + Rr + C

ADIW Rdl, K – Add Immediate to Word
Rdh:Rdl <- Rdh:Rdl + K

คำสั่งทางคณิตศาสตร์และโลจิกแบบอื่นๆ

- Subtract
- Logical AND
- Logical OR
- Exclusive OR
- One's Complement
- Two's Complement
- Increment/Decrement
- Set/Clear Registers and Bits in Registers

AVR Microcontrollers Architecture

19

คำสั่งเกี่ยวกับการกระโดด (Branch instructions)

- RJMP/RCALL – Relative Jump (+/-k)
- IJMP/ICALL – Indirect Jump (Z Reg)
- RET/RETI – Return from call/interrupt
- CP* – Compare
- SB* – Skip if Bit in Register or I/O is set/clr
- BR* – Branch if condition is met

AVR Microcontrollers Architecture

20

คำสั่งเกี่ยวกับการเคลื่อนย้ายข้อมูล (Data Transfer)

- MOV – Move between registers
- LD/LDI – Load / Load Immediate
- ST/STI – Store / Store Immediate
- LPM – Load Program Memory
- Hardwired to load R0 with (Z) in code.
- IN/OUT – In and Out Ports
- PUSH/POP – On and off stack

AVR Microcontrollers Architecture

21

คำสั่งเกี่ยวกับการตรวจสอบบิต (Bit and Bit test)

- SBI/CBI – Set / Clear Bit in register
- LSL/LSR – Logical Shift Left / Right
- ROL/ROR – Rotate Left / Right (thru Carry bit)
- ASR – Arithmetic Shift Right
- SWAP – Swap Nibbles
- BST/BLD – Bit Store / Load
- BSET/BCLR – Set / Clear Status Bits by number
- SE*/CL* – Set / Clear Status Bits by name

AVR Microcontrollers Architecture

22

คำสั่งอื่นๆ

- NOP – Do nothing for 1 cycle
- SLEEP – Sleep until reset or interrupted
- WDR – Watch Dog Reset

AVR Microcontrollers Architecture

23